Home Random Page


CATEGORIES:

BiologyChemistryConstructionCultureEcologyEconomyElectronicsFinanceGeographyHistoryInformaticsLawMathematicsMechanicsMedicineOtherPedagogyPhilosophyPhysicsPolicyPsychologySociologySportTourism






The interconnection structure is determined by character of exchange operations, which are specific for each module.

Lecture 5

System Buses.

The goal of the lecture : analyze and study interconnections of base computer components through the bus, bus structure, bus hierarchy, elements of Bus Design (Types, Methods of Arbitration, Timing), PCI bus, Instructions of PCI bus, data transaction and arbitration of PCI bus.

Contents

I.

1. Interconnections of base computer components through the bus.

2. Bus structure.

3. Bus hierarchy.

II.

1. Elements of Bus Design (Types, Methods of Arbitration, Timing).

2. PCI bus. Instructions of PCI bus. Data transaction and arbitration of PCI bus.

 

Literature.

 

1. Stallings W. Computer Organization and Architecture. Designing and performance, 5th ed. – Upper Saddle River, NJ : Prentice Hall, 2002.

2. V. Carl Hamacher, Zvonko G. Vranesic, Safwat G. Zaky. Computer organization,4th ed. – McGRAW-HILL INTERNATIONAL EDITIONS, 1996.

3. Tanenbaum, A.S. Structured Computer Organization, 4th ed. - Upper Saddle River, NJ : Prentice Hall, 2002.

 

 

 

 

                   
   
     
Input/Output Connection(2)
 
     
z Receive control signals from computer z Send control signals to peripherals y e.g. spin disk z Receive addresses from computer y e.g. port number to identify peripheral z Send interrupt signals (control)
 
 
   
CPU Connection
 
 

 


The interconnection structure is determined by character of exchange operations, which are specific for each module.

Major forms of input and output for the modules:

· Memory: Typically, a memory module will consists of N words of equal length. Each word is assigned a unique numerical address (0, 1, …, N-1). A word of data can be read from or written into the memory. The nature of the operations is indicated by READor WRITE control signals. The location for the operation is specified by an address.

· I/O Module:It’s functionally similar to the memory (from internal point of view). There are two operations READand WRITE. Further, an I/O module may control more than one external device. We can refer to each of the interfaces to an external device as a port and give each a unique address (e.g., 0, 1, 2.,…, M-1). In addition, there are external data paths for the input and output of data with an external device. Finally, an I/O module may be able to send interrupt signals to the CPU.

· CPU: CPU reads in instructions and data, writes out data after processing, and uses control signals to control the overall operation of the system. It also receives interrupt signals.


Date: 2015-12-24; view: 965


<== previous page | next page ==>
 | Types of transfers supported by interconnection structure.
doclecture.net - lectures - 2014-2024 year. Copyright infringement or personal data (0.008 sec.)