Home Random Page


CATEGORIES:

BiologyChemistryConstructionCultureEcologyEconomyElectronicsFinanceGeographyHistoryInformaticsLawMathematicsMechanicsMedicineOtherPedagogyPhilosophyPhysicsPolicyPsychologySociologySportTourism






THE ON-CURRENT

In CMOS logic the ON-current is the drain current when VGS > VT , i.e., when the source-end of the channel is in strong inversion. The drain current increases with VDS to reach a maximum value that we have called IDsat . Over the years, reduction of the channel length L has been more aggressive than reduction of the supply voltage VDD , which sets a maximum limit to the bias voltages VDS and VGS . This is because not only did a shorter L improve IDsat in physically long devices, it also allowed reduction of the area of the device, thereby improving packing density and reducing many of the FET’s capacitances. The last two attributes still apply, but L no longer has such a strong effect on IDsat. This is because L is already sufficiently small for the lateral field Ex to attain a high-enough value for velocity saturation to occur over a significant part of the channel. The effect of this is illustrated in, from which it can be seen that the inclusion of velocity saturation (SPICE Level 49 model) gives a much smaller increase in IDsat , as L is reduced, than is predicted by the SPICE Level 1 model, which does not limit the electron velocity to vsat . However, to attain their saturation velocity, the electrons still have to be accelerated over the source-side of the channel, so a high mobility is still desirable. The effect of doubling the mobility in a short-channel N-FET is shown in. Besides the expected increase in ID in the linear regime, there is some enhancement (about 20%) in IDsat . Besides increasing the velocity via μeff , the ON-current can also be improved by increasing the channel charge. The SPICE models of Chapter 10 inform us that this means increasing Cox and/or the putative overdrive voltage (VGSVT ). Ways of increasing Cox , and the implications for leakage of the channel current to the gate, are discussed in Section 13.1.4. Because CMOS employs only one power supply, VDD , increasing VGS would mean increasing VDS , which, as we have already discussed, is limited by the necessity of keeping Ex << Ey . Additionally, a low value of VDD is desirable for the many portable electronic products that CMOS has enabled. The alternative option for increasing the overdrive voltage is to reduce the threshold voltage, but this would have serious consequences for the sub-threshold current, as discussed. In circuitry as dense as in CMOS microprocessors, where 108 transistors per square centimetre is common, one cannot afford to have much of a current per FET when the transistor is OFF (VGS = 0 in an N-FET), otherwise the static power drain would be prohibitive. Unwanted power dissipation also occurs during switching, and is also discussed in.


Date: 2015-01-29; view: 947


<== previous page | next page ==>
Transistors for high-speed logic | CHANNEL MOBILITY AND STRAIN
doclecture.net - lectures - 2014-2024 year. Copyright infringement or personal data (0.007 sec.)