CATEGORIES:
BiologyChemistryConstructionCultureEcologyEconomyElectronicsFinanceGeographyHistoryInformaticsLawMathematicsMechanicsMedicineOtherPedagogyPhilosophyPhysicsPolicyPsychologySociologySportTourism
E. converts binary information from n input lines to m output lines
2. If D1 is active input outputs XYZ will be _______
A.111 B. 100 C.101 D.011 E. 001
3. 74139 is A. decoder B. DUX C. MUX D. dual 2-to-4 line decoder E. triple 3-input NAND gate
4. DUX sometimes is called A. code converter B. data selector C. data distributor D. decoder E. all answers are correct
5. What output of 1*4 demultiplexer will be chosen if selection lines AB=00?
A. D1 B. D0 C. D2 D. D3 E. any of them
6. For the circuit below if EI=5V, D1=0, D5=0 the state of L1 to L5 will be:
A. ON,ON,ON,ON,ON B.OFF,OFF,OFF,ON,ON C.ON,ON,ON,OFF,OFF D. OFF,OFF, ON,ON,ON, E. OFF,ON,ON,ON, OFF
7. For the circuit in question 6 if EI=0, D0 to D7=5V the state of L1 to L5 will be: A. ON,ON,ON,ON,OFF B.OFF,OFF,OFF,ON,ON C.ON,ON,ON,OFF,OFF D. OFF,OFF, ON,ON,ON, E. OFF,ON,ON,ON, OFF
8. For the circuit in question 6 enable input is active-______. A ____ on this input forces all outputs to their inactive _____ state. A. LOW, HIGH, LOW B.LOW, LOW, HIGH, C. HIGH, LOW, HIGH D. HIGH, HIGH, LOW E. LOW, HIGH, HIGH
9. For priority encoder we have got input lines D1, D3, and D6 active simultaneously. In such case output signal will be corresponded to … A. D1 B. D3 C. D6 D. D1or D3 E. D3 or D6
10. For the circuit in question 6 output signals are: L1 is ON, L2 is ON, L3 is ON, GS is OFF, EO is ON. It means that A. the chip is disabled B. any input signal is absent C. number 7 is encodered D. number 0 is encodered E. all answers are wrong LABORATORY WORK # 10. MULTIPLEXER.
Aims: investigate operation of the 8*l multiplexer.
PREPARATION TO LAB WORK.
1. Learn the information multiplexer 2. Consider the scheme of experiment 10A and define the results theoretically. Draw the scheme using Scheme Design System (SDS). 3. Construct and draw (using SDS) 16*1 multiplexer with 2 8*1 multiplexers and an OR gate. This will be the scheme for experiment 10B 4. Answer the question below in written form. 4.1. What is a MUX? 4.2. A MUX’s another name is __________ Enable input of a MUX is called________. 4.4. How many functions can a MUX realize? 4.5. A MUX can be used as a DUX. True or false? Why? 4.6. What is a role of a MUX’s selection lines?
Date: 2015-12-11; view: 831
|
